UB ScholarWorks

Browsing Engineering Proceedings by Subject "Wallace-tree multiplier"

Browsing Engineering Proceedings by Subject "Wallace-tree multiplier"

Sort by: Order: Results:

  • Li, Xiaoping; Xiong, Xingguo; Bajwa, Hassan; Patra, Prabir (ASEE, 2009-04)
    As slow and expensive operation units, multipliers are often the bottleneck limiting the overall performance of many computational VLSI circuits. Various CMOS multiplier architectures are available, such as the array ...
  • Li, Xiaoping (ASEE, 2009-04-03)
    As slow and expensive operation units, multipliers are often the bottleneck limiting the overall performance of many computational VLSI circuits. Various CMOS multiplier architectures are available, such as the array ...

Search ScholarWorks


Advanced Search

Browse

My Account